

Revisiting Trim for CXL Memory

Hayan Lee¹, Jungwoo Kim², Wookyung Lee¹, Juhyung Park², Sanghyuk Jung³, Jinki Han³, Bryan S. Kim⁴, Sungjin Lee⁵, Eunji Lee¹

¹Soongsil University, ²DGIST, ³ Eeum, ⁴Syracuse University, ⁵POSTECH



Contents

- Background
- Motivation
- Trim for CXL-flash
 - Design
 - Analytical Model

• Evaluation for real-world workloads

- Methodology
- Result
- Conclusion
 - Future work

Rising Demand for High-capacity Memory in AI Era

• Fueled by data-centric and AI/ML applications



• Memory disaggregation emerges as a key trend

- Realize scalable memory capacity by pooling distributed memory resources
- Interconnect technologies are attracting significant attention


CXL-Flash

- Compute Express Link (CXL)
 - Driven by Intel (2019)
 - Cache-coherent interconnect technology
 - Enables multi hosts and devices to share a common memory space

CXL-enabled flash memory

- Provide high capacity
- Hide long latency with intelligent prefetching and data placement
- E. g. Samsung CMM-H







https://computeexpresslink.org/blog/explaining-cxl-memory-pooling-and-sharing-1049/

CXL-Flash


- CXL-Flash
 - CXL Type 3 Device
 - CXL.io / CXL.mem
 - Accessed in cache-line units (i.e., 64B) by host processor






Zero cost for retaining invalid data


When CXL-Flash usedapp Aapp Bapp Cuser $malloc() \downarrow \uparrow free()$ $malloc() \downarrow \uparrow free()$ Buddy systemkernel $v \lor v \lor F \lor F$ deviceCXL-flash $v \lor v \lor F \lor F$



Zero cost for retaining invalid data


When CXL-Flash used






Zero cost for retaining invalid data


When CXL-Flash used







Zero cost for retaining invalid data

When CXL-Flash used








Need additional cost for invalid data!

- Write amplification problem
- Fatal to lifetime-limited flash

TRIM for Conventional SSD


TRIM command

- Handle mismatch between file data and actual data on SSD
- Share validity information of data with the underlying device



TRIM is Necessary for CXL-Flash too!


- Invalid data will get accumulated within CXL-Flash
- TRIM enables the kernel to inform the underlying device of data validity
 - No copying of freed data during GC



Designing TRIM for CXL-Flash

TRIM triggered by buddy system upon reclamation

- Privileged operation
- Asynchronously via CXL.io protocol



Difficulties in Assessing TRIM Impact

- Simulation/emulation are not suitable for CXL-Flash
 - Hard to capture traces during meaningful time window
 - Excessive memory access
 - # of Memory access >>> # of Storage access
 - Emulators suffer from limited functionality or slow execution
 - OpenCIS, Flight Simulator, CXLMemSim
 - NUMA emulation
- Hard to conduct measurement study
 - CXL-compliant devices have limited availability
 - Profiling TRIM-related operations is challenging








Analytic Model for CXL-flash

- Previous work: Analytic Modeling of SSD Write Performance (SYSTOR' 12)
 - Modeling write amplification based on overprovisioning ratio with LRU cleaning policy
 - No considerations on TRIM command


• $A = Write Amplification Factor, \alpha = \frac{\# of physical block}{\# of logical block}$



Analytic Model for CXL-flash


- Previous work: Analytic Modeling of SSD Write Performance (SYSTOR' 12)
 - Modeling write amplification based on overprovisioning ratio with LRU cleaning policy
 - No considerations on TRIM command

• $A = Write Amplification Factor, \alpha = \frac{\# of physical block}{\# of logical block}$




Our Analytic Model for CXL-flash

- Extend analytical model to support TRIM
 - New terminology D_r : ratio of Trim traffic to write traffic
 - Write amplification(A) prediction using # of valid pages in block




Our Analytic Model for CXL-flash

- Extend analytical model to support TRIM
 - New terminology D_r : ratio of Trim traffic to write traffic
 - Write amplification(A) prediction using # of valid pages in block




Higher chance that pages in block get invalidated than the original model


- Comparison between modeled(M) and simulated(S) WAF
- Methodology
 - Implement TRIM command in FTLSim (SYSTOR' 12)
 - 10^6 logical blocks, 128 pages per block
 - Synthetic workloads
 - (1) Write entire logical space for warm-up
 - (2) Uniformly distributed writes (1/3 of total capacity)
 - + TRIM issued every 10 writes (D_r)




- Comparison between modeled(M) and simulated(S) WAF
- Methodology
 - Implement TRIM command in FTLSim (SYSTOR' 12)
 - 10^6 logical blocks, 128 pages per block
 - Synthetic workloads
 - (1) Write entire logical space for warm-up
 - (2) Uniformly distributed writes (1/3 of total capacity)
 - + TRIM issued every 10 writes (D_r)



- Comparison between modeled(M) and simulated(S) WAF
- Methodology
 - Implement TRIM command in FTLSim (SYSTOR' 12)
 - 10^6 logical blocks, 128 pages per block
 - Synthetic workloads
 - (1) Write entire logical space for warm-up
 - (2) Uniformly distributed writes (1/3 of total capacity)
 - + TRIM issued every 10 writes (D_r)




- Comparison between modeled(M) and simulated(S) WAF
- Methodology
 - Implement TRIM command in FTLSim (SYSTOR' 12)
 - 10^6 logical blocks, 128 pages per block
 - Synthetic workloads
 - (1) Write entire logical space for warm-up
 - (2) Uniformly distributed writes (1/3 of total capacity)
 - + TRIM issued every 10 writes (D_r)



Estimation of TRIM's Effects in Real World

- Data centers running numerous VMs the need for CXL-Flash stands out most.
- Microsoft Azure VM Traces 5000 VMs sampled
 - Each VM's Lifetime, Memory (GB)
 - YCSB (A-F) / DLRM (Train/Infer)
- TRIM is issued upon VM termination




Soongsil University

Estimation of TRIM's Effects in Real World (cont')

- Our model: $A = \frac{\alpha}{\alpha + \frac{W(-\alpha(1+D_r)e^{-\alpha(1+D_r)})}{1+D_r}}$
 - **Defined as** $D_r = \frac{discarded \ size}{load \ phase \ traffic + runtime \ phase \ traffic}$
 - discarded size assumed to be equal to load phase traffic
 - VM's Memory(GB)
 - Profiling LLC_misses.mem_write with linux perf tool
 - No data of each VM's memory write traffic
 - Random mapping write traffic to VMs
 - YCSB + DLRM mixed at different ratio 6:4 / 3:7

WK	Α	В	С	D	Ε	F	TR	IF
R							1200	
W	147	154	94	388	40	101	500	267


Memory access traffic (MB/s)




Estimation of TRIM's Effects in Real World (cont')

TRIM effect on CXL-Flash running VMs over time


- NT(No Trim): reaching a state fully occupied by fake valid data
- T(Trim): reduction in WAF





Estimation of TRIM's Effects in Real World (cont')


- Memory Utilization :TRIM (T) vs. No TRIM (NT)
 - Size of CXL-Flash (the max-memory simultaneously used): 22.75 GB
 - Spare factor of CXL-Flash is set to 0.1
- CXL-Flash perceives available spaces are fully utilized beyond a certain point



Memory Utilization over time

Estimation of TRIM's Effects in Real World (cont')


- Average WAF in CXL-Flash running VMs
 - WAF reduced by 11.56% on average, reaching a maximum of 19.69%



Discussion

• Proper coordination is needed to prevent data loss


- Kernel must defer reallocating the TRIM-pending area until ACK is received
- Device must <u>notify</u> the kernel upon TRIM completion



Discussion

• Proper coordination is needed to prevent data loss

- Kernel must defer reallocating the TRIM-pending area until ACK is received
- Device must <u>notify</u> the kernel upon TRIM completion



Coordinated out-of-order execution



Conclusion

• Summary

- TRIM via CXL.io to invalidate fake valid data in CXL-Flash
- Near-exact extended analytical model for TRIM effect evaluation
- Demonstration of the necessity of TRIM on real-world scenarios using our model
- TRIM-like mechanism is necessary for CXL-Flash!
 - Synchronization issues should be considered

• Future work

- Identification of optimal host-side TRIM initiator and analysis of TRIM overhead
- Analysis of long-term impact of TRIM on memory performance and endurance in CXL-Flash
- Estimation of TRIM effectiveness via Workload- and GC policy-aware analytical model in real-world scenario




Hayan Lee (<u>hayany19@gmail.com</u>)

Back-ups


- Design for TRIM in user-level: system call for user apps invoking TRIM
 - Memory allocator (e.g. Jemalloc, TCMalloc, Mimalloc)
 - JVM



- Extend analytical model to support TRIM
 - D_r : ratio of discard (trimmed) traffic to write traffic





valid pages copied to write frontier blk




S (Survival rate) =
$$\left(1 - \left(\frac{1}{UN_p} + \frac{D_r}{UN_p}\right)\right)^{\frac{TN_p}{A}}$$
 at end of queue









S (Survival rate) =
$$\left(1 - \left(\frac{1}{UN_p} + \frac{D_r}{UN_p}\right)\right)^{\frac{N+p}{A}}$$
 at end of queue

